SLIS071 – DECEMBER 1997


- Configured for 3-Phase Brushless Motor Drive
- Low r_{DS(on)} . . . 0.25 Ω Typ
- High Voltage Output . . . 30 V
- Pulsed Current . . . 12 A Per Channel
- Input Transient and ESD Protection
- Compatible With High-Side and Low-Side Current Sense Resistors

description


The TPIC1310 is a monolithic gate-protected power DMOS array that consists of six electrically isolated N-channel enhancement-mode DMOS transistors configured as a three-half H-bridge.

When suitably heat sunk, the TPIC1310 can drive motors requiring 2.5 A of phase current. The DMOS transistors are immune to second breakdown effects and current crowding, problems often associated with bipolar transistors.

The TPIC1310 is offered in 15-pin through-hole (KTS) and surface-mount (KTR) PowerFLEXTM packages and is characterized for operation over the case temperature range of -40° C to 125° C.




schematic



NOTES: A. Terminals 1 and 15 must be externally connected.

- B. Terminals 6 and 10 must be connected to GND.
- C. Terminals 7 and 9 must be connected to the sense resistor or GND.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerFLEX is a trademark of Texas Instruments Inc.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SLIS071 – DECEMBER 1997

absolute maximum ratings over operating case temperature range (unless otherwise noted)[†]

Drain-to-source voltage, V _{DS} Output-to-GND voltage	
SOURCE-to-SUB/GND voltage	
Gate-to-source voltage range, V _{GS}	
Continuous output current, each output, all outputs on, $T_C = 25^{\circ}C$	
Continuous source-to-drain diode current, $T_C = 25^{\circ}C$	
Pulsed output current, each output, I_{max} , $T_{C} = 25^{\circ}C$ (see Note 1 and Figure 14)	
Continuous V_{DD} and SOURCE current, $T_C = 25^{\circ}C$	3 A
Pulsed V _{DD} and SOURCE current, $T_C = 25^{\circ}C$ (see Note 1)	12 A
Continuous total dissipation, $T_C = 25^{\circ}C$ (see Note 2 and Figure 14)	
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	40°C to 125°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Pulse duration = 10 μ s, duty cycle $\leq 2\%$

2. Package is mounted in intimate contact with an infinite heat sink.



SLIS071 – DECEMBER 1997

PARAMETER			TEST COND	MIN	TYP	MAX	UNIT	
V(BR)DSX	Drain-to-source breakdown voltage		I _D = 250 μA,	$V_{GS} = 0$	30			V
VGS(th)	Gate-to-source threshold voltage		I _D = 1 mA, See Figure 4	V _{DS} = V _{GS} ,	0.9	1.2	1.7	V
V(BR)GS	Gate-to-source breakdown voltage	Low-side	I _{GS} = 250 μA		20			V
	L. L	Low-side	I _{SG} = 250 μA		0.3			v
V(BR)SG	Source-to-gate breakdown voltage	High-side	I _{SG} = 250 μA		20			v
VDS(on)	Drain-to-source on-state voltage		I _D = 3 A, See Notes 3 and 4	V _{GS} = 14 V,		0.66	0.9	V
VF(SD)	Forward on-state voltage, source-to-drain		I _S = 3 A, See Notes 3 and 4 ar	V _{GS} = 0, nd Figure 11		1.1	1.4	V
	SS Drain current-gate shorted to source		V _{DS} = 28 V,	T _C = 25°C		0.05	1	– uA
DSS			$V_{GS} = 0$	T _C = 125°C		0.5	10	
IGSSF	Forward-gate current, drain short circuited to source	Low-side	V_{SG} = 16 V, V_{DS} = 0, Internal 13 k Ω from gate to source			2	4	mA
		High-side	V _{SG} = 16 V,	$V_{DS} = 0$		20	200	nA
IGSSR	R Reverse-gate current, drain short circuited to source		V _{SG} = 0.3 V,	$V_{DS} = 0$		20	200	nA
	Leakage current, drain-to-GND gate shorted to		V _{DGND} = 28 V	$T_C = 25^{\circ}C$		0.05	1	μA
likg	source	$T_{C} = 125^{\circ}C$			0.5	10		
	Static drain-to-source on-state resistance		V_{GS} = 10 V, I _D = 3 A, See Notes 3 and 4 and Figures 5 and 6	$T_{C} = 25^{\circ}C$		0.27	0.37	Ω
				T _C = 125°C		0.45	0.55	
^r DS(on)			$V_{GS} = 14 V$, $I_D = 3 A$, See Notes 3 and 4 and Figures 5 and 6	T _C = 25°C		0.22	0.32	22
				T _C = 125°C		0.32	0.47	
9fs	Forward transconductance		V _{DS} = 10 V, See Notes 3 and 4 ar	I _D = 3 A, nd Figure 8	0.5	0.85		S
C _{iss}	Short-circuit input capacitance, low-side					110		
C _{oss}	Short-circuit output capacitance, low-side		V _{DS} = 25 V, f = 1 MHz,	V _{GS} = 0, See Figure 10		120] pF
C _{rss}	Short-circuit reverse transfer capacitance]			60			

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

[†]Engineering estimate

NOTES: 3. Technique should limit T_J-T_C to 10°C maximum.

4. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

	PARAMETER		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{rr}	Reverse-recovery time	Llich oide	$I_S = 3 A,$	$V_{DS} = 28 V,$		30		ns				
Q _{RR}	Total diode charge	High-side	V _{GS} = 0, See Figures 1 and 13	di/dt = 100 A/μs,		30		nC				
t _{rr}	Reverse-recovery time	Low-side	I _S = 3 A, V _{GS} = 0,	V _{DS} = 28 V, di/dt = 100 A/μs,		70		ns				
Q _{RR}	Total diode charge	Low-side	See Figure 13,	SUB/GND connected to SOURCE		350		nC				



TPIC1310 3-HALF H-BRIDGE GATE PROTECTED POWER DMOS ARRAY SLIS071 – DECEMBER 1997

resistive-load switching characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
^t d(on)	Turn-on delay time			70			
^t d(off)	Turn-off delay time	$V_{DD} = 28 \text{ V}, \text{R}_{L} = 9.3 \Omega,$ $t_{en} = 10 \text{ ns}, t_{dis} = 10 \text{ ns},$		200		ns	
t _r	Rise time	See Figure 2		140		115	
t _f	Fall time	5		55		1	
Qg	Total gate charge	V _{DS} = 12 V,		1.6	2		
Q _{gs(th)}	Threshold gate-to-source charge	I _D = 3 A, V _{GS} = 10 V,		0.5	0.62	nC	
Q _{gd}	Gate-to-drain charge	See Figure 3 and Figure 12		0.25	0.31		
LD	Internal drain inductance			5		nH	
LS	Internal source inductance		5				
Rg	Internal gate resistance			500		Ω	

thermal resistance


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance, one output on	See Note 5		7.5	9	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance, two outputs on	See Notes 5 and 6		4.5	5.5	°C/W

NOTES: 5. Package mounted in intimate contact with infinite heatsink. 6. Two outputs with equal power




TPIC1310 3-HALF H-BRIDGE GATE PROTECTED POWER DMOS ARRAY SLIS071 – DECEMBER 1997

PARAMETER MEASUREMENT INFORMATION



[†]I_{RM} = maximum recovery current






NOTE A: CL includes probe and jig capacitance.






SLIS071 - DECEMBER 1997

TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS






TPIC1310 3-HALF H-BRIDGE GATE PROTECTED POWER DMOS ARRAY SLIS071 – DECEMBER 1997

TYPICAL CHARACTERISTICS





THERMAL INFORMATION




[‡] Device mounted in intimate contact with infinite heatsink.

Figure 14



THERMAL INFORMATION



JUNCTION-TO-CASE THERMAL RESISTANCE vs

[†] Package mounted in intimate contact with infinite heat sink.

NOTE E: $Z_{\theta JC}(t) = r(t) R_{\theta JC}$ t_W = pulse duration

 $t_{C} = cycle time$

 $d = duty cycle = t_W/t_C$





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPIC1310KTR	OBSOLETE	PFM	KTR	15	TBD	Call TI	Call TI
TPIC1310KTS	OBSOLETE	PFM	KTS	15	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MPSF004B - JANUARY 1997 - REVISED OCTOBER 1998

KTR (R-PSFM-G15)





NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. The heatsink area is approximately 78K sq mils.
- D. Dimensions do not include mold protrusions, not to exceed 0.006 (0,15).

PowerFLEX is a trademark of Texas Instruments Incorporated.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated